SNUG Beijing​ 2018

2018年06月06日

Loading...
row-start col-xs-12 row-end agenda-header-section

Preliminary Agenda


row-start col-xs-12 row-end agenda-section agenda
Advanced Modeling & Manufacturing Automotive
General Sessions IoT & Low Power
Machine Learning Mobile Computing & High Performance Computing
Networking Opportunities 

2018年06月06日
08:00 - 09:00Shangri-La Hotel, Beijing
Registration
09:00 - 09:20Garden Wing Ballroom
Opening Speech [More Info]
Alex Wang, Synopsys China Deputy General Manager, Synopsys
Magic Ge, Synopsys
09:20 - 10:00Garden Wing Ballroom
Keynote Speech [More Info]
Deirdre Hanford, co-General Manager Design Group, Corporate Staff, Synopsys
10:00 - 10:40Garden Wing Ballroom
Keynote Speech [More Info]
Xiao Shanpeng, Deputy Director, Department of Wireless and Terminal Technology, China Mobile Research Institute
11:00 - 12:00Pearl
Accelerating Robust Custom Design [More Info]
Dr. Paul Lo, Senior Vice President, Design Group , Synopsys
11:00 - 12:00Garden Wing Ballroom III
Enabling Device Intelligence from the Data-Center to the Edge [More Info]
Stelios Diamantidis, Senior Product Marketing Manager, Synopsys
Dr. Joe Walston, Principal Applications Engineer, Synopsys
11:00 - 12:00Garden Wing Ballroom I
Next Generation Signoff Power and Reliability Analysis - Introduction and Tutorial [More Info]
11:00 - 12:00Emerald
Test Interaction with Functional Safety [More Info]
Adam Cron, Principal Applications Engineer, Synopsys
11:00 - 12:00Garden Wing Ballroom II
Transform Your RTL-to-GDSII Flow with Fusion Technology [More Info]
Mary Ann White, Director of Product Marketing, Galaxy Design Platform, Synopsys
12:00 - 13:00Garden Wing Ballroom
Networking Lunch
13:00 - 13:40Pearl
7-nm Design Tips for Performance, Power & Area Optimization [More Info]
Ken Brock
Rahul Thukral
13:00 - 13:40Emerald
ADAS SW development and integration on a Virtual Prototype at NXP and 1st Tier [More Info]
Mingfei Bao, Senior Applications Engineer, Synopsys
Sylvain Bayon de Noyer, NXP
13:00 - 13:40Garden Wing Ballroom III
Bringing Digital Intelligence to the Design Platform [More Info]
Dr. Joe Walston, Principal Applications Engineer, Synopsys
13:00 - 13:40Garden Wing Ballroom II
Design and Verification Considerations for 5G Modem SoC [More Info]
Peter Zhang, R&D Manager, Synopsys
13:00 - 13:40Garden Wing Ballroom I
FastSpice – What’s New & The Application of Monte-Carlo in Mixed-Signal Simulation [More Info]
Eugene Lee, Senior Applications Engineer, Synopsys
13:40 - 14:20Garden Wing Ballroom II
Best Practices For High-performance, Energy Efficient Implementations of Arm® Next Generation Processors In 7-nanometer FinFET Compact (7FF) Process Technology Using Synopsys® Design Platform [More Info]
Felix Chen, Applications Engineer, Synopsys
13:40 - 14:20Pearl
Custom Compiler Template-Based Design for Layout Automation [More Info]
Jimmy Wu, Synopsys
13:40 - 14:20Garden Wing Ballroom III
How to Help AI Chip FPGA Prototyping with HAPS [More Info]
Guofu Chen, Synopsys
13:40 - 14:20Garden Wing Ballroom I
Software-Driven Power Analysis [More Info]
Keyuan Liu, ASR
13:40 - 14:20Emerald
What’s Required for Safety-Critical Semiconductor Designs? [More Info]
Mary Ann White, Director of Product Marketing, Galaxy Design Platform, Synopsys
14:20 - 15:00Garden Wing Ballroom II
56G and 32G SerDes Enables Cloud Computing Applications with 100G/200G Ethernet and PCIe 5.0 [More Info]
14:20 - 15:00Emerald
Accelerating Automotive ADAS SoC Development with ASIL Certified IP [More Info]
Ron DiGiuseppe, Senior Product Marketing Manager, Synopsys
14:20 - 15:00Pearl
HSPICE, FSIM, Custom Compiler, Custom WaveView Updates and How to Accelerate SPICE for Analog Simulation [More Info]
Gim Tan, Senior Applications Engineer, Synopsys
14:20 - 15:00Garden Wing Ballroom III
PrimeTime ECO Tutorial – 5X Faster Power Recovery with Machine Learning [More Info]
James Chuang, Product Marketing Manager, Synopsys
14:20 - 15:00Garden Wing Ballroom I
What Advanced Node Support Means to Synthesis, What’s Changing and What it Promises to Deliver [More Info]
Carlos Abraham, Principal Applications Engineer, Synopsys
15:20 - 16:00Emerald
Automotive - Functional Safety Verification [More Info]
Peter Zhou, Synopsys
15:20 - 16:00Garden Wing Ballroom II
Emerging Node Design with IC Compiler II [More Info]
William Cheng, Senior Applications Engineer, Synopsys
15:20 - 16:00Garden Wing Ballroom I
Introduction to Reset Domain Crossings (RDC) [More Info]
Leon Yin, Senior Applications Engineer, Synopsys
15:20 - 16:00Garden Wing Ballroom III
Next Generation Memory Interfaces [More Info]
Brett Murdock, Senior Product Marketing Manager, Synopsys
15:20 - 16:00Pearl
Physically-Aware Simulation and Electrical Analysis During with Fusion Technology [More Info]
Hung-Shih Wang, Technical Marketing Manager, Synopsys
Ray Jier Liu, Senior Applications Engineer, Synopsys
16:00 - 16:45Garden Wing Ballroom II
Hector Use Model on computing algorithm verification [More Info]
Bob Bao, Synopsys
16:00 - 16:45Pearl
Industry Proven Solution to Achieve Fast Yield Ramp for New Products [More Info]
Chan Chen, Senior Applications Engineer, Synopsys
16:00 - 16:45Emerald
Memory Test & Repair and Hierarchical Test of Interface IP for Automotive FinFET based SoC’s [More Info]
Faisal Goriawalla, Senior Product Marketing Manager, Synopsys
16:00 - 16:45Garden Wing Ballroom I
Techniques to Accelerate Data Fusion in your SoC: High-Performance Sensor, Voice and Audio Processing [More Info]
Rick Wang, Mgr II, Applications Engineering, Synopsys
16:00 - 16:45Garden Wing Ballroom III
VC Formal Apps Expansion: X-Prop and Register Verification [More Info]
Xiaolin Chen, Senior Applications Engineer, Synopsys
16:45 - 17:15Garden Wing Ballroom
Lucky Draw [More Info]
row-start row-end col-md-12 sponsorlogos-section center

Thank you to our Sponsors

Platinum

Gold

Corporate