Synopsys Calendar Web Page
 


Wednesday 06/01/2016Mask Synthesis Seminar 2016 - Seoul
Please join us for an interactive forum where we will review Synopsys’ latest mask synthesis product updates along with the current challenges and solutions for advanced imaging. This is an opportunity to learn the best practices from the industry leaders in design-technology co-optimization (DTCO), rigorous simulation, advanced flow optimization, and process-window enhancements.
Register Now
Monday 06/06/2016PrimeTime SIG Dinner 2016 - Work Smarter with Advanced Signoff Technology
Synopsys hosts an annual event for the PrimeTime Special Interest Group at DAC, providing an opportunity for users to stay connected with the latest developments in timing analysis. We are pleased to host this PrimeTime SIG event at DAC 2016. This year, Synopsys will unveil revolutionary technologies that help designers work smarter and improve productivity and design quality.
Register Now
Monday 06/06/2016Synopsys Events at DAC 2016 - Austin
Learn how Synopsys can help you develop innovative products from silicon to software at DAC June 6-10, Austin Convention Center, Booth 149.
Register Now
Tuesday 06/07/2016Synopsys Implementation Lunch & Learn 2016 - Sophia
This is a great opportunity to obtain the latest information on Synopsys products, specifically on the Synopsys Front End implementation flow. You will find out how the 2016.03 Design-Compiler Family can help to address your biggest design challenges while reducing the turnaround time. During this session you’ll also learn new features and functionalities in latest releases of Primetime, Formality, and DFTMAX. Finally, don’t Miss our new DFTMAX-LogicBist solution that can efficiently tackles the ISO-26262 Automotive safety requirements!
Register Now
Wednesday 06/22/2016Technology Symposium 2016 - Munich
This FREE one day Technology Symposium for established and emerging nodes provides an opportunity for users to stay connected with the latest IC Compiler II technologies. Like achieving aggressive Performance, Power and Area goals, innovations in concurrent top and block SDC handling and how to efficiently use GUI features especially during timing debug and DRC fixing. Experts will discuss helpful TCL coding and debugging routines, introduction of a new jitter constraining method in Primetime. And we are going to discuss Power Mesh creation and verification techniques.
Register Now