SNUG Boston 2018

May 16, 2018

row-start col-xs-12 row-end agenda-header-section

Preliminary Agenda

row-start col-xs-12 row-end agenda-section agenda
Frontend Implementation General Sessions
Networking Opportunities Physical Implementation
SpyGlass Test
User Content Reviewed by the Technical Committee Verification Continuum

May 16, 2018
7:45 am - 6:30 pmPromenade
Registration [More Info]
9:15 am - 10:30 amGrand Ballroom
Keynote: Evolution of Trust in a Changing Ecosystem [More Info]
Speaker: Dr. Chi-Foon Chan, President and co-Chief Executive Officer, Synopsys
10:45 am - 11:30 amMiddlesex
Auditing the UVM Resource Database [More Info]
Nitin Prakash, Cavium
10:45 am - 11:30 amWayland
For the First Time Ever, We Urge You to Trunk and Drive [More Info]
10:45 am - 11:30 amAshland
Synopsys Machine Learning with a PrimeTime ECO Tutorial [More Info]
Joe Walston, Synopsys
11:30 am - 12:15 pmWayland
Design Migration: Making Your Intention Known [More Info]
11:30 am - 12:15 pmAshland
PrimeTime 2017.12 Overview and Reporting Runtime and Productivity Improvements [More Info]
Bob Grozier, Synopsys
11:30 am - 12:15 pmMiddlesex
Wait Management in UVM 1.2 RAL: Cutting Sequence Delay the No-Wait Way [More Info]
Steven K. Sherman, Verification Engineer, Advanced Micro Devices
12:15 pm - 1:30 pmGrand Ballroom
Networking Lunch
1:30 pm - 2:05 pmMiddlesex
Stimulus Driven Methodology for Emulation Based Software and Hardware Verification of AMD x86 Microprocessor Designs [More Info]
Oleg Petlin, Advanced Micro Devices
Adithya Yalavarti, Senior Member of Technical Staff, Advanced Micro Devices
John Zaghi, Synopsys
1:30 pm - 2:10 pmAshland
Design Compiler Update and Advanced Node Support [More Info]
Bob Wiegand, Synopsys
1:30 pm - 2:10 pmWayland
Optimizing Hierarchical Design Through Abstract Modeling [More Info]
1:30 pm - 2:10 pmConcord
Using SpyGlass DFT ADV & DFTMAX Physical-Aware Test Point Insertion to Increase ATPG Efficiency [More Info]
Sounil Biswas, Cavium
2:05 pm - 2:40 pmMiddlesex
TCP/IP Socket Based Communication for SystemVerilog Simulation [More Info]
Victor Besyakov, Asic Verification Consultant, IC Verimeter, BTA Design Services
2:10 pm - 2:50 pmWayland
Achieving Optimal Placement of Pipeline Registers Added During Full Chip Floorplanning [More Info]
Aziz Mohammed, Senior Member of Technical Staff, Advanced Micro Devices
2:10 pm - 2:50 pmAshland
Minimizing Runtime and Debug of Large Designs [More Info]
Tom Wilderotter, Synopsys
2:10 pm - 2:50 pmConcord
RAM Shadow Fault ATPG for Memory-intensive SoCs [More Info]
2:40 pm - 3:15 pmMiddlesex
Using (auto-generated) SystemVerilog Constraints to Test (auto-generated) C Models [More Info]
Henry Cox, Mediatek
2:50 pm - 3:30 pmAshland
Automated Synthesis Script Generation [More Info]
Timothy Howe, Senior Staff Design Engineer, GLOBALFOUNDRIES
2:50 pm - 3:30 pmWayland
Block Level Floorplan Debug with IC Compiler II [More Info]
Pete Churchill, Synopsys
2:50 pm - 3:30 pmConcord
Managing the Cost and Complexity of Test from Early RTL Test Analysis through Faster, More Efficient ATPG [More Info]
Don Skinner, Synopsys
3:15 pm - 3:30 pmMiddlesex
Improving Simulation Throughput with Fine-Grained Parallelism (FGP) [More Info]
Joseph Basmaji, Synopsys
3:45 pm - 4:30 pmMiddlesex
Architectural Formal Verification: A 3-Step Guide [More Info]
Kamal Sekhon, Oski Technology
3:45 pm - 4:30 pmConcord
Comprehensive SDC-based Clock Domain Crossing Verification [More Info]
Greg Milano, Synopsys
3:45 pm - 4:30 pmAshland
Formality Best Practices and Technology Update [More Info]
Steve Lamb, Synopsys
3:45 pm - 4:30 pmWayland
Synopsys Machine Learning with an Arm Case Study [More Info]
Joe Walston, Synopsys
4:30 pm - 5:15 pmWayland
Achieving Best QoR and Fastest TAT with Synopsys' Design Platform [More Info]
Arvind Narayanan, Synopsys
4:30 pm - 5:15 pmConcord
Introduction to Reset Domain Crossings [More Info]
Greg Milano, Synopsys
4:30 pm - 5:15 pmMiddlesex
Ready, SoC, Go: Automated Testbench Generation and Protocol Performance Verification to Fast-track SoCs [More Info]
Bernie DeLay, Synopsys
4:30 pm - 5:15 pmAshland
What's New With PrimeTime PX [More Info]
John Geremia, Synopsys
5:15 pm - 7:15 pmGrand Ballroom
SNUG Pub and Awards Ceremony [More Info]
row-start row-end col-md-12 sponsorlogos-section center

Thank you to our Sponsors